Texture Cache Approximation on GPUs Mark Sutherland Joshua San Miguel Natalie Enright Jerger

suther68,enright}@ece.utoronto.ca, joshua.sanmiguel@mail.utoronto.ca





Our Contribution





Problem: High memory latency requires thread swapping.

Our Contribution





Avoid main memory accesses by generating approximate values on-chip.





The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

Figure from "Load Value Approximation", Joshua San Miguel, Mario Badr, Natalie Enright Jerger 4







Figure from "Load Value Approximation", Joshua San Miguel, Mario Badr, Natalie Enright Jerger 5











Figure from "Load Value Approximation", Joshua San Miguel, Mario Badr, Natalie Enright Jerger 6

Load Value Approximation

Goal: Use off-the-shelf GPU hardware to implement massively parallel value approximation.



- Images are comprised of polygons, which the GPU fills using shaders.
- **Example**: Rendering a brick wall.
- one vertex to another.
- Textures allow you to draw the whole wall, without filling N polygons for each brick.





Single-polygon (rectangle)

The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

What is a Texture?

• Without a texture, the GPU can fill a polygon with a solid colour, or a gradient spanning from

Multi-polygon solid



Single-polygon w. texture

Source: http://upload.wikimedia.org/wikipedia/commons/2/28/-<u>Brickwall_01_-.jpg</u> (Creative Commons)







- 12kB dedicated cache per SM, 4 dedicated fetch/interpolation units.
- Texture Unit Features:
 - Interpolating between data values, wrapping out-of-bounds indexes.
- Caveat: **Texture memory is read-only.**



Texture Hardware



Figure source: M. Doggett. *Texture caches.* IEEE Micro, 32(3):136–141, May 2012.

Texture Cache Approximation

- training set.
- from the texture cache.



1. Analyze the data values read by each GPU thread, and build a training set from repetitive patterns in this data.

2. Before GPU execution, load the texture cache with this

3. Replace memory accesses with approximations derived

- delta approximation from the texture cache:
 - $X_{apx} = X_{last} + D_{apx}$



Cache Contents

 Want our approximations to be compact, so they fit in the texture cache, as well as portable to many value patterns.

Each approximation is the sum of the last data value, and a

Example: Image access pattern

- 1. Upon accessing P4, thread inspects its LHB and calculates the last delta.
- 2. Baseline code then reads P4 from memory, and calculates the current delta.
- 3. Output a pair to the trace: $[D_I, D_c]$





Training Set Generation

- Example: Image access pattern
- Upon accessing P4, thread inspects its LHB and calculates the last delta.
- 2. Baseline code then reads P4 from memory, and calculates the **current** delta.
- 3. Output a pair to the trace: $[D_I, D_c]$



Older



Training Set Generation

- **Example:** Image access pattern
- 1. Upon accessing P4, thread inspects its LHB and calculates the last delta.
- 2. Baseline code then reads P4 from memory, and calculates the current delta.
- 3. Output a pair to the trace: $[D_I, D_c]$



Older







Kernel Code Transformation

foreach (pixel in 4x4 grid) { foreach (neighbour pixel) {

Loop Body (exact data)



Kernel Code Transformation foreach (pixel in 4x3 grid) { $\dots = a[neighbor];$ Loop Body (exact w. update) updateLHB();

Characteristic Loop (per thread)

foreach (pixel in last row) { = LHB[0] + texture[getIndex()];

updateLHB();

The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

Epilogue Loop (with approx)





Online Approximations $\dots = LHB[0] + texture[getIndex()];$ **In-Core Activity Texture Cache**





The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO





Online Approximations ... = LHB[0] + texture[getIndex()]; In-Core Activity Texture Cache









Online Approximations ... = LHB[0] + texture[0];

In-Core Activity





Texture Cache





Online Approximations ... = LHB[0] + **texture**[0];

In-Core Activity





The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

Texture Cache





Martine Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO The Edward S. Rogers Sr. Department



Evaluation

- Commodity hardware: NVIDIA 780GTX GPU (Kepler u-architecture)
- Image blur kernel derived from San Diego Computer Vision Benchmark Suite [Venkata, IISWC '09].
- Use CUDA Toolkit Profiler to measure:
 - Kernel runtime (cycles), texture cache hit rate.
- Error metric: Mean Pixel Difference [Samadi, MICRO '13]







- Replaced X global memory reads (baseline has 5).
- Texture cache hit rate: > 99% in all cases.

The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

Kernel Runtime

Image Comparison

Exact



Approximate

Error: 0.4%

Image source: Nature stock footage archive. http://downloadnatureclip. blogspot.ca/p/download-links.html. Accessed: 2015-03-28.

evaluated error with 40% of loads replaced.

Used same training set (from F1) for 16 images in a video sequence,

Future Work

- Evaluate on applications from different application domains: machine learning, physics & fluid simulations, data queries.
- Can we eliminate the need for training sets? Improve speedup on floating point benchmarks.

Conclusion:

Under-utilized texture hardware on GPUs can be used to accelerate kernel execution using value approximation.

Comparison to Reduced Blur

Large Radius

Small Radius

Image source: Nature stock footage archive. http://downloadnatureclip. blogspot.ca/p/download-links.html. Accessed: 2015-03-28.

Approximate Value Computing

- 1. Certain applications are robust to inexact data values.
 - Data mining and pattern recognition [Chippa, DAC '13]

2. Where can these values come from?

- Reduced-voltage DRAM [Liu, ASPLOS '12]
- Load Value Approximation [San Miguel, MICRO '14]

Kernels edited to remove synchronization [Samadi, MICRO '13]

Why Approximate?

- 1. GPU memory architecture has similar drawbacks to that of a CPU.
- 2. Modern GPU's choose to hide latency with thread swapping and context storage.
 - Could easily put these transistors to better use!

Training Set Generation

- 1. Give every thread its own Local History Buffer (LHB) in shared memory.
- 2. Upon every memory access, output the previous and next deltas to a trace.
- This allows us to analyze different value patterns, and generate approximations that are accurate for many thread blocks.

Kernel Code Transformation

Loop Body (exact w. update)

Epilogue Loop Body

Kernel Code Transformation foreach (pixel in **4x3 grid**) { Loop Body . . . (exact w. update) updateLHB(a[np]); foreach (pixels left in 4x1 stripe) { foreach(neighbour pixel) { **Epilogue Loop** ... = getTexture(my_tex, getDeltaFromLHB()); Body

updateLHB(...);

b[p] = ...;

(replace loads with texture references)

Processing Continuum

Accelerator¹

Multi-Core CPU

1. Source: www.newsroom.intel.com/community/intel_newsroom

GPU Niche GPGPU

Characteristics

- Massively multi-core.
- Trades latency for throughput.
- Very few optimizations for singlethread performance.

Source: http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf

